“FRONT DESIGN AND IMPLEMENTATION OF HIGH SPEED HYBRID DUAL D-FIFO-FF (FLIP-FLOP) SYNCHRONIZER USING VERILOG”. 2020. INTERNATIONAL JOURNAL OF ADVANCED RESEARCH AND REVIEW (IJARR) 5 (9): 93-108. https://www.ijarr.org/index.php/ijarr/article/view/760.