International Journal of Advanced Research and Review

Design of an Energy-Efficient Reverse Carry Propagate Approximate Adder for Low-Power DSP Architectures

[1]**Dr. DVN Sukanya,** [2]**Naga Venkata Sri Sarvani Parimi,** [3]**Mummadi Anu,** [4]**Mohammad Ruksana Begum,** [5]**Nunna Hema Sree**

[1]Associate Professor, Dept ELECTRONICS AND COMMUNICATION ENGINEERING, St.Ann's College of Engineering and Technology, Nayunipalli (V), Vetapalem (M), Chirala, Bapatla Dist, Andhra Pradesh – 523187, India

[2,3,4,5]U. G Student, Dept ELECTRONICS AND COMMUNICATION ENGINEERING, St.Ann's College of Engineering and Technology, Nayunipalli (V), Vetapalem (M), Chirala, Bapatla Dist, Andhra Pradesh – 523187, India

ABSTRACT

Digital Signal Processing (DSP) architectures demand high-speed arithmetic units with low power consumption. Adders are fundamental components in DSP systems and significantly influence overall energy efficiency. Conventional accurate adders consume substantial power due to long carry propagation paths. Approximate computing has emerged as an effective technique for reducing power and delay by relaxing accuracy requirements. This work presents the design of an energy-efficient reverse carry propagate approximate adder (RCPAA) for low-power DSP applications. The proposed adder reverses the direction of carry propagation to reduce critical path delay. Approximation is introduced in the least significant bits to minimize power consumption. The design achieves a balance between accuracy and energy efficiency. Reduced switching activity leads to lower dynamic power. The adder is suitable for error-tolerant DSP applications. Performance is evaluated in terms of power, delay, and area. Simulation results demonstrate significant energy savings. The proposed architecture outperforms conventional adders. It is compatible with modern VLSI design flows.

INTRODUCTION

Low-power design has become a major concern in modern DSP architectures. Arithmetic units such as adders dominate power consumption in signal processing systems. Traditional accurate adders propagate carry from LSB to MSB, resulting in large delay and power consumption. Approximate computing allows controlled inaccuracies to achieve better performance. Error-resilient DSP applications can tolerate small computational errors. Reverse carry propagation reduces the length of the critical carry path. This approach improves speed and lowers power. Approximate adders are widely used in image and audio processing. The trade-off between accuracy and efficiency must be carefully managed. Low-power portable devices benefit from approximate arithmetic units. This work focuses on reverse carry propagation in approximate adders. The proposed adder targets energy efficiency. It supports DSP-oriented computations. The architecture is simple and scalable. It reduces switching activity. Power savings are achieved without significant loss of accuracy. The design is analyzed using standard metrics. It enhances DSP performance. It is suitable for real-time applications.

LITERATURE SURVEY

Researchers have extensively studied low-power adder architectures. Ripple carry adders are simple but slow. Carry look-ahead adders improve speed at the cost of power. Carry select and carry skip adders provide performance trade-offs. Approximate adders gained attention for error-tolerant applications. Early approximate adders ignored carry propagation in LSBs. Truncated adders reduced hardware complexity. Error-tolerant adders were introduced for multimedia processing. Approximate carry propagate adders reduced switching activity. Reverse carry propagation was explored to shorten critical paths. Some works introduced hybrid accurate-approximate adders. Probabilistic error models were analyzed. Researchers evaluated error metrics such as MAE and ER. Power-delay-product was used for comparison. DSP-specific adder designs were proposed. Approximate adders were applied in FIR filters and FFT units. Voltage scaling techniques were combined with approximation. ASIC and FPGA implementations were studied. Design automation tools were used. Trade-offs between accuracy and performance were analyzed. Approximate arithmetic units reduced energy consumption significantly. Some designs suffered from high error rates. Area overhead was a concern in certain architectures. Reverse carry logic improved speed. Error control techniques were proposed. Most designs focused on forward carry propagation. Limited work explored reverse carry approximate adders. This motivates the proposed approach.

RELATED WORK

Several approximate adder designs have been proposed for low-power DSP systems. Truncated adders reduce complexity but increase error. Error-tolerant adders improve efficiency. Carry prediction methods reduce delay. Reverse carry propagation has been explored in limited designs. Hybrid accurate-approximate adders showed improved performance. Some works focused on power optimization. Others emphasized accuracy metrics. Limited designs combine reverse carry propagation with approximation. This gap motivates the proposed design.

EXISTING SYSTEM

Existing DSP architectures mainly use accurate adders. Ripple carry adders suffer from long delays. Carry look-ahead adders consume high power. Accurate adders require full carry propagation. Switching activity is high. Power consumption increases with bit-width. Error tolerance is not exploited. Approximate computing is not utilized effectively. Forward carry propagation increases critical path length. Energy efficiency is limited. Area overhead is significant in high-speed adders. DSP applications demand faster arithmetic. Existing systems lack flexibility. Voltage scaling alone is insufficient. Performance degradation occurs at low voltage. Accurate adders are inefficient for multimedia tasks. Power-delay trade-offs are poor. Error-aware designs are limited. Low-power requirements are not fully met. These limitations necessitate improved adder architectures.

PROPOSED SYSTEM

The proposed design introduces a reverse carry propagate approximate adder. Carry propagation direction is reversed to reduce delay. Approximation is applied in the least significant bits. The most significant bits maintain accurate computation. This hybrid approach balances accuracy and efficiency. Reverse carry logic shortens the critical path. Reduced switching activity lowers dynamic power. The adder architecture is modular and scalable. Error impact is minimized for DSP applications. The design supports low-power operation. Performance is evaluated using power, delay, and area metrics. Error metrics such as MAE are analyzed. Simulation is performed using VLSI tools. The adder is integrated into DSP blocks. Energy efficiency is significantly improved. Hardware complexity is reduced. The design supports real-time processing. The methodology enhances performance. It meets low-power design goals.



Fig:1 Reverse Carry Propagate Approximate Adder

MEDHOLOGY DISCRIPTION

The given circuit represents a Reverse Carry Propagate Approximate Adder (RCPPA) architecture designed to improve energy efficiency and speed. The adder is divided into multiple RCPFA (Reverse Carry Propagate Full Adder) blocks, each processing one bit of the input operands A and B. Unlike conventional adders where carry propagates from the least significant bit (LSB) to the most significant bit (MSB), this design reverses the carry propagation direction. The carry signal is generated at the MSB side and propagates backward toward the LSB. This reversal significantly shortens the critical carry path, thereby reducing overall propagation delay. Approximation is introduced mainly in the lower significant bits, where small errors have minimal impact on DSP outputs. The higher significant bits are designed to operate accurately to preserve computational correctness. Each RCPFA block generates sum and carry outputs using simplified logic, reducing switching activity.

RESULTS AND DISCUSSION



Fig: 2 Simulation output of proposed 32-bit Adder

The simulation results of the proposed RCPPA circuit demonstrate significant improvements in power consumption and speed compared to conventional carry propagate adders. Due to the reverse carry propagation, the critical path delay is considerably reduced, leading to faster addition operations. Power analysis shows lower dynamic power dissipation as a result of reduced switching activity in the carry chain. Although approximation introduces minor errors in the lower bits, the impact on overall output accuracy is minimal and acceptable for DSP applications. The sum outputs remain highly accurate in the most significant bits, which dominate numerical precision. Area utilization is also reduced due to simplified logic in the approximate sections. The design achieves a favorable power-delay product, indicating high energy efficiency. Error metrics such as mean error distance remain within tolerable limits. The results confirm that reverse carry propagation effectively enhances performance. Overall, the circuit is well suited for error-tolerant, low-power, and high-speed DSP systems.

CONCLUSION

An energy-efficient reverse carry propagate approximate adder for low-power DSP architectures has been presented. The proposed design reduces power consumption and delay by reversing carry propagation and introducing controlled approximation. Simulation results demonstrate improved energy efficiency with acceptable accuracy loss. The adder is suitable for error-tolerant DSP applications and low-power embedded systems.

FUTURE SCOPE

Future work may explore adaptive approximation techniques. Multi-bit and wide-word adder extensions can be implemented. Integration into complete DSP processors can be studied. FPGA and ASIC implementations can be compared. Error-aware control mechanisms can be introduced. AI-based optimization techniques can be applied. Voltage scaling combined with approximation can be explored. Reliability analysis under process variations can be conducted. Real-time multimedia applications can be tested. Hybrid adder architectures can be further optimized.

REFERENCES

1. Prasad, D. D. (2019-05-13). Design of low power Hybridized Model for scan-based VLSI testing. International Journal of Research and Analytical reviews (IJRAR).
2. S. Mittal, “A survey of approximate computing techniques,” *ACM Computing Surveys*, 2016.
3. J. Han and M. Orshansky, “Approximate computing: An emerging paradigm,” *IEEE Computer*, 2013.
4. V. Gupta *et al.*, “Low-power digital signal processing using approximate adders,” *IEEE TCAS*, 2013.
5. S. Venkataramani *et al.*, “Efficient approximate arithmetic circuits,” *IEEE/ACM DAC*, 2015.
6. K. Du *et al.*, “High-performance approximate adders,” *IEEE TCAS-I*, 2012.
7. R. Ye *et al.*, “Energy-efficient approximate adders,” *IEEE TVLSI*, 2015.
8. A. Momeni *et al.*, “Design of approximate adders for DSP,” *IEEE TCAS-II*, 2014.

9. P. Kulkarni *et al.*, "Trading accuracy for power," *DAC*, 2011.

10. N. Zhu *et al.*, "Approximate adder designs," *IEEE TCAS-I*, 2010.